On-chip Interconnects: New Accurate Nominal and Parametrized Models

نویسندگان

  • Alexandra ŞTEFĂNESCU
  • Sebastian KULA
  • Alexandra Ştefănescu
  • Sebastian Kula
چکیده

Această lucrare descrie tehnici specializate de extragere a modelelor nominale şi parametrice pentru interconexiunile lungi descompuse în linii drepte, modelate ca linii de transmisie şi în componente de joncţiune, modelate ca dispozitive pasive. Un pas important în modelare este extragerea parametrilor lineici pentru linia de transmisie. Este prezentată o nouă abordare pentru calculul conductanţei şi capacităţii lineice. Noutatea studiului este parametrizarea atât în funcţie de dimensiunile geometrice cât şi de frecvenţă. Parametrizarea în funcţie de geometrie este bazată pe calculul sensitivităţilor de ordinul întâi din modele de câmp electromagnetic, în timp ce influenţa frecvenţei este aproximată prin polinoame raţionale obţinute prin fitting. Abordarea propusă este validată prin comparaţie cu experimentele.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Prediction of net-length distribution for global interconnects in a heterogeneous system-on-a-chip

A system-on-a-chip (SoC) contains several pre-designed heterogeneous megacells that have been designed and routed optimally. In this paper a new stochastic net-length distribution for global interconnects in a nonhomogeneous SoC is derived using novel models for netlist, placement, and routing information. The netlist information is rigorously derived based on heterogeneous Rent’s rule, the pla...

متن کامل

High-level Crosstalk Defect Simulation for System-on-Chip Interconnects

For system-on-chips (SoC) using deep submicron (DSM) technologies, interconnects are becoming critical determinants for performance and reliability. Buses and long interconnects are susceptible to crosstalk defects and may lead to functional and timing failure. Hence, testing for crosstalk errors on interconnects and buses in a SoC has become critical. To facilitate development of new crosstalk...

متن کامل

Analysis of on-chip inductance effects for distributed RLC interconnects

This paper introduces an accurate analysis of on-chip inductance effects for distributed interconnects that takes the effect of both the series resistance and the output parasitic capacitance of the driver into account. Using rigorous first principle calculations, accurate expressions for the transfer function of these lines and their time-domain response have been presented for the first time....

متن کامل

Electrical interconnects revitalized

Models of electrical interconnects, including inductance and skin effect, are reviewed. The models are used for estimating the performance of electrical interconnects, particularly related to delays, data rates, and power consumption for off-chip and on-chip interconnects and for clock distribution. It is demonstrated that correctly utilized, electrical interconnects do not severely limit chip ...

متن کامل

Evaluation of Price Setting Models in Iran’s Economy (DSGE Approach)

 Despite the consensus on the importance of nominal rigidities, there is no general agreement among monetary economists regarding the most appropriate and consistent pricing model that must be used to assess the effects of monetary policies in the economy. Due to the lack of empirical evidence with relation to the pricing behavior of Iranian firms, there is no general agreement on how to introd...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2010